Abstract-We demonstrate the first experimental evaluation of a 10Gb/s optical matchline (ML) memory architecture that designates successfully whether an incoming 2-bit optical address is identical to the optical address stored in an optical content addressable memory (CAM) line. The optical CAM line is formed by two optical CAM cells, with every cell comprising a monolithically integrated InP flip-flop and an SOA-MZI-based XOR gate, while the ML is completed by a subsequent wavelength multiplexing element and a semiconductor optical amplifiercross gain modulation gate. Error-free operation at 10Gb/s has been obtained for 2-bit optical addresses and for both content addressing and write memory functionalities.
I. INTRODUCTION
T HE increasing demand for high-bandwidth internet connectivity along with emerging applications with low latency demands, e.g. teleconference, video streaming, online gaming etc, have been driving a vast Internet data growth, constantly pushing for higher transfer capacities and faster routing operations. Towards sustaining this upward capacity trend, optical transceivers are currently scaling beyond 200 Gb/s penetrating also closer to the ASIC switch chip [1] , while photonic integrated technologies are researched for implementing photonic switches [2] towards high-bandwidth, low-latency and energy-efficient packet-switch and routing engines. However, this is only one side of the story, as on the other hand, the shift towards the forthcoming Internet-ofThings era and the wide Internet deployment have resulted in a tremendous surge in the number of addressable end-points and connected devices [3] , driving a simultaneous expansion of the forwarding tables that require also significant advances in the field of Address Look-Up (AL) memory operations.
In order to resolve the outgoing switching port effectively, AL operations have so far relied on specialized electronic hardware, the Content Addressable Memories (CAMs), designed to support a complete search across the AL-table within only one clock cycle [4] . The generic layout of such an AL shown in Fig. 1(a When the packet address is identical to an address stored in a CAM ML, i.e. a match is found, a read operation to the respective RAM row is activated in order to obtain the correct router output port. Fig. 1(a) depicts an example for a packet destination address of "1010" that gets compared with the entire CAM table and produces a match with the 3 rd ML, which in turn activates RAM row "10" forcing its content "port C" to emerge at the RAM table output. Despite the unique feature of one clock-cycle operation and the long history of speed optimization techniques, electronic CAMs rarely achieve operation higher than 1Gb/s. The most typical architecture of a 4-bit electronic ML, as shown in Fig. 1(b Amplifier (SA), which finally identifies whether a matching case exists or not. Early demonstrations of such high-speed electronic CAM-MLs achieved operation of 333MHz [5] . Shrinking of the transistors down to 28nm FD-SOI has led to MLs with reduced footprint, yet still operating speeds are limited up to only 400 MHz [6] . The distinct absence of high-speed electronic MLs has inspired alternative non-optimal techniques to break the 1GHz barrier, e.g. by inserting four parallel slow-performing CAM tables of 4 × 400 MHz [7] , or using early-predict pre-fetching and late correct schemes [8] . These demonstrations imply a constantly increasing mismatch between AL speeds and optical linerates, enforcing the use of power-hungry and latency-expensive Serial-to-Parallel conversions and linerate down-conversions for successfully performing AL operations. Following the paradigm of optical memories in releasing high-speed and low-power optical RAM layouts [9] - [11] , optical memory technologies are bearing promises to bring similar advances also in CAM table setups towards allowing for ultra-fast AL functionalities in the routing industry [12] . The first all-optical CAM cell was recently demonstrated to operate at 10Gb/s [13] , achieving a large leap in the speed of memory content addressing operations, while a first design of a complete 4-bit CAM line architecture has been presented in [14] . More recently, we have demonstrated experimentally a 2-bit Optical CAM line at 10Gb/s [15] exploiting wavelength diversity in the CAM cell outputs towards producing a wavelength encoded multilevel ML-signal.
In this letter, we extend our work reported in [14] and [15] by introducing a Semiconductor Optical Amplifier (SOA)-based optical gate at the ML output for acting as the sense amplification element, demonstrating experimentally the first complete optical ML memory architecture that operates at 10 Gb/s and produces a single-wavelength binary optical ML signal at its output. The Optical CAM ML comprises two optical CAM cells, an AWG multiplexer and a SOA-Cross Gain Modulation (SOA-XGM) switch, operating as an On/Off gate and performing as the photonic alternative of an electronic SA. This allows the final result of the optical AL-search operation to be imprinted on a single binary NonReturn to Zero (NRZ) ML-signal, rather than a multi-level wavelength encoded signal [14] , [15] , paving the way towards complete optical AL-tables. The experimental measurements reveal 10 Gb/s error-free operation, achieving almost an order of magnitude speed enhancement in memory-content search operations compared with electronic MLs [5] - [8] .
II. CONCEPT AND EXPERIMENTAL SETUP
The conceptual layout of an all-optical n-bit ML memory architecture is shown in Fig. 1(c) , formed by n CAM cells that can perform both storage and search capabilities directly in the optical domain. Each CAM cell#i comprises an optical FF and an optical XOR gate, which compares the incoming optical SL#i bit with the FF content and produces an output signal at a λ#i wavelength. By assigning a different λ#i wavelength for carrying the optical XOR output at every individual CAM cell, all cell outputs can be easily multiplexed in a single line by using an AWG multiplexer [15] . This results to a multiwavelength signal at the AWG output, where a nonzero optical power level indicates that at least one individual XOR gate produces a comparison miss, denoting a noncompletely matched row. On the contrary, a zero-power level is obtained only when all XOR outputs have a logical "0" value, indicating a completely matched row. After exiting the AWG, the multi-level multiwavelength signal is fed as the control signal to a SOA-XGM switch that uses a CW beam at λ ML as its input signal. In this way, a non-zero optical multilevel control results to the absence of any optical power at λ ML at the SOA output, while a zero-optical control yields a logical "1" imprinted on λ ML . As a result, a final SOA output of logical "1" indicates a completely matched row, while a logical output of "0" indicates a non-perfectly matched search operation. Fig. 2 presents the experimental setup of the proposed CAM ML architecture for an indicative number of 2 CAM cells. As can be seen in the insets of Fig. 2 , every Optical CAM cell follows the layout of the CAM cell reported in [13] and incorporates a fully packaged monolithically integrated InP Flip-Flop (FF) that is responsible for storing the CAM content bit. Each FF consists of two coupled SOA-MZI switches in a master-slave configuration and interconnected through a 5mm-long waveguide, having a total footprint of 6×2 mm 2 .
The FFs have been designed and fabricated with librarybased components of a generic monolithic InP platform during a multi-project wafer run of the EU-funded project PARA-DIGM [9] . The two FFs have been fully characterized and shown to support 10Gb/s Write and Read memory operations in CAM cell setups, as discussed in detail in [13] . The XOR optical gate used in every CAM cell has relied on a discrete off-the-self SOA-MZI device.
The two FFs are powered by two Continuous Wavelength (CW) laser beams at λ 1 = 1554.13nm and λ 2 = 1553.81nm fed to the respective SOA-MZIs, while the SET and RESET signals for every FF can be inserted via respective ports in case a new CAM line content has to be enforced via a Write operation [13] . The outputs of the two FFs obtained at λ 1 are transmitted through optical circulators and then fed as control signals via port D to the lower branches of the respective SOA-MZIs used as the XOR gates in CAM cell#1 and CAM cell#2. Two Programmable Pattern Generators (PPGs) were used to drive the operation of two LiNbO 3 modulators, generating two 2 7 −1 Pseudo-Random Bit Sequences (PRBSs) at λ 3 = 1555 nm, that emulate the two search lines carrying the 2-bit destination address of an incoming packet. Each PRBS signal enters a CAM cell and is fed via port A to the upper branch of the respective SOA-MZI XOR gate, acting in this way as the second SOA-MZI control signal that will be compared with the corresponding FF output. Two laser beams emitted at λ 4 = 1549.35nm and λ 5 = 1552.60nm were used as the XOR1 and XOR2 input signals, respectively, being injected via port B of the corresponding SOA-MZI. As a result, the two XOR output signals emerge at the F ports of the SOA-MZI XOR gates with XOR1 output being encoded at λ 4 and XOR2 output being carried by λ 5 . These two signals are then fed into an AWG multiplexer, producing in this way a multi-wavelength matchline signal at the AWG output, with the result of each search-bit operation per CAM cell being imprinted at a differrent wavelength. This multi-wavelength ML signal is then inserted as control signal into a SOA-based XGM wavelength converter (WC) with 90 ps recovery time, that employs a CW signal at λ ML = 1550.16nm as its input signal. By filtering the output of the SOA-XGM gate through an Optical Bandpass Filter (OBF) centered at λ ML , the result of the inverted WC operation is obtained as a binary NRZ ML signal imprinted on a single λ ML wavelength. The final ML signal is finally fed to an Oscilloscope (OSC) and a BitError-Rate Tester (BERT) for monitoring purposes. ErbiumDoped Fiber Amplifiers (EDFAs) and polarization controllers have been used at various stages of the experimental setup for allowing power and polarization adjustments.
III. EXPERIMENTAL EVALUATION
This section presents the experimental performance analysis of the 2-bit optical CAM-ML architecture. Fig. 3(a)-(d) depict the synchronized time traces and eye diagrams obtained for the single-bit content addressing operation at 10 Gb/s, with the first and second column corresponding to the single bit operation at CAM cell 1 and 2, respectively. The time-trace of the FF outputs at λ 1 wavelength for both CAM cells are shown in Fig. 3(a) , corresponding to a CAM line content of "01" with the CAM#1 and CAM#2 cells being set at state "0" and "1", respectively. Fig. 3(b) shows the traces of the two SL signals prior entering the respective CAM cells, while the corresponding XOR output pulse traces for the two CAM cells are shown in Fig. 3(c) . When both the stored CAM cell content and the respective SL bit are equal representing a matching case for this CAM cell, no light emerges at the CAM cell output resulting to a logical "0" as the XOR output. On the contrary, when the stored CAM cell bit and the respective SL bit feature different logical values, the XOR operation yields a logical "1" that emerges as the CAM cell output [13] . The eye diagrams of the respective single-bit search operations of CAM cell 1 and 2 are shown in Fig. 3 (d) , revealing clear eye openings with an average Extinction Ratio (ER) of 8.5 dB. Fig. 3 (e)-(h) illustrate the two-bit operation of the complete ML. Fig. 3 (e) and (f) show again the traces of the CAM cell#1 and CAM cell#2 output signals that are identical to the traces of Fig. 3(c) . When combining these signals in the AWG multiplexer, a wavelength multiplexed signal with a multi-level power is obtained, as shown in Fig. 3(g) . This multi-level signal exhibits three different power levels, each corresponding to a different number of bit-level search misses: a zero-power level originates from a "0" logical value for both CAM cell output signals and corresponds to an exact two-bit matching case, the middle power level stems from a logical "1" value at only one of the two CAM cell output signals and corresponds to a single-bit mismatch and the highest power level corresponds to a two-bit mismatch when both CAM cell output signals carry a logical "1". Finally, Fig. 3(h) presents the ML pulse trace imprinted at λ ML at the output of the SOA-XGM gate, after the XGM wavelength conversion operation performed by the multi-level signal of Fig. 3(e) . As can be seen, a logical "1" emerges at the SOA output only in the case of a perfect (2-bit) match between the search and stored bits, while a logical "0" occurs in all other cases.
The performance of the complete optical ML architecture has been evaluated through eye diagrams and BER measurements, as shown in Fig. 4 . Fig. 4(a) presents the eye diagrams of the multi-level multi-wavelength signal after the AWG multiplexer for all four possible state combinations stored in the two CAM cells, while Fig. 4(b) presents the respective eye diagrams of the final ML signal at the output of the SOA-XGM gate. The latter reveal open eyes for all four combinations with an average extinction ratio of 6.3 dB. Finally, the BER curves are presented in Fig. 4(c) including measurements for the SL bits, the CAM cell outputs and the final ML signals at the output of the SOA-XGM gate. Error-free operation for all four possible CAM cell content combinations is revealed, with a power penalty of 1.2 dB for the CAM cell outputs and an additional 5.9 dB for the ML output signals at a BER of 10 −9 , which is mainly attributed to the jitter of ML output signal and the slow rise time, due to the 90ps recovery time of the respective SOA-XGM, setting an upper operational speed limit. For the evaluation of the search operation, the operational conditions are presented in the Table I .
IV. CONCLUSION
The first all-optical CAM ML architecture has been experimentally demonstrated providing error-free operation for a 2-bit Optical Address Look-Up functionality at 10Gb/s. Its 10Gb/s operational speed offers almost an order of magnitude speed enhancement compared to state-of-the-art electronic layouts, suggesting similar performance benefits of the complete AL operation. The proposed matchline architecture can be easily expanded to support label controlled optical packer routing applications with a label-length requirements of a few-bit only, like the MPLS protocol [16] . Scaling to IPv4 or IPv6 routing would require 32-bit and 128-bit long CAM rows, respectively, which can be in principle supported by employing small-size integrated Photonic Crystal (PhC) memories [10] for replacing the bulky SOA-MZI FFs and a total number of up to 32 or 128 wavelengths [11] together with a similar port-count AWG multiplexer [17] .
